

Department of Electrical Engineering and Computer Science

### MASSACHUSETTS INSTITUTE OF TECHNOLOGY

# 6.035 Spring 2013

# Test III

You have 50 minutes to finish this quiz.

Write your name and athena username on this cover sheet.

Some questions may be harder than others. Read them all through first and attack them in the order that allows you to make the most progress. If you find a question ambiguous, be sure to write down any assumptions you make. Be neat. If we can't understand your answer, we can't give you credit!

This exam is open book and open laptop. Additionally, you may access the course website, but aside from that you may NOT USE THE NETWORK.

Please do not write in the boxes below.

I (xx/??)	II (xx/??)	III (xx/??)	IV (xx/??)	Total (xx/??)

Name:

Athena username:

# I Register Allocation

In this problem you will perform register allocation for the following code. Note that each instruction is numbered. Also, assume that the variables are not used after instruction 9.

```
1: a = get_int()
2: b = get_int()
3: if (b < 0) {
4:         a = a + b
5:         c = 1
        } else {
6:         c = get_int()
        }
7: d = c + 1
8: c = d * a
9: print(c + 5)</pre>
```


1. [8 points]: Write the set of def-use chains for each variable in the program. Write each def-use chain as number pair (d, u) where d is the number of an instruction that defines the variable and u is the number of an instruction that uses that definition. Be sure to label each set with the variable it corresponds to.

2. [8 points]: Write the set of webs for each variable in the program. Write each web as the set of def-use chains that belong to the web. Be sure to label each web with a name – for example  $w_1, \ldots, w_n$  – and to label each set with the variable it corresponds to.


3. [6 points]: Draw the interference graph for the webs that you have identified. Specifically, each node in your graph should represent one web and there should be an edge between two nodes if the two webs interfere. Label each node with the name of the web it represents.

4. [5 points]: Suppose that the architecture we are targeting for compilation has two registers. Can we place all the variables in this code in registers? Explain why or why not using your interference graph as part of your justification.

### II Loop Optimization: Code Hoisting and Strength Reduction



5. [6 points]: Draw the dominator tree for your control flow graph. Each node should correspond to a basic block in your control flow graph. Label each node with the corresponding label from the control flow graph.



7. [4 points]: Perform loop invariant code motion on the code. Use the space below to state to which basic block each labeled statement (if any) should move. You do not need to provide the full code. As before, assume that only i, j, and A are live after the loops.

8. [8 points]: The code snippet contains a potentially expensive exponential operation (t1 = 3^i). Is it possible to perform strength reduction on this statement? If so, either explain how to perform the transformation on the given control flow graph or provide the resulting control flow graph (or code). If not, explain why not.

# III Loop Optimization: Instruction Scheduling

Consider a CPU that has 1) a 2-stage pipelined memory unit (MU) that can issue one memory instruction (load or store) per clock and 2) an ALU that can issue two arithmetic instructions (e.g., addition) per clock. Memory instructions take 2 cycles to complete and arithmetic instructions take 1 cycle to complete.

Consider the following loop and a fragment of x64 code from its body:

```
for i = 0 to n

A[i + 2] = A[i] + 1

L2: add $1, %r11  // t2 = t1 + 1

L3: mov $16, %r10

L4: add %rax, %r10

L5: mov %r11, (%rdi, %r10) // A[i + 2] = t2

L6: add $8, %rax
```

Here mov src, dst copies a value from src to dst and add src, dst means dst += src.

9. [10 points]: Draw the dependence DAG for the above x64 code. Be sure to use directed edges and to label each edge with the latency required between each instruction.

10. [10 points]: Use your dependence DAG to complete the following schedule. Fill in the schedule diagram with the remaining instructions. Note that L3 is scheduled on the ALU because it loads an immediate value into a register and does not access memory.

		Clock							
		1	2	3	4	5	6	7	8
MU	Stage 1	L1							
	Stage 2								
ALU		L3							

#### 11. [0 points]: (BONUS - 5 points)

We cannot use the distance vector method to parallelize this loop even though it is clear that there are no dependencies between even and odd iterations.

If we unroll and register rename a second iteration of the loop, can instruction scheduling achieve full parallelization of the adjacent iterations on our single CPU? Here full parallelization means executing two iterations in the same number of cycles as one iteration.

If yes, provide a schedule. If no, explain why not.

#### IV Parallelization

In class we discussed how compilers use loop transformations like scalar privatization and loop skewing to eliminate or change the dependencies of a loop so that the resulting loop is easily parallelizble. In this question, we will consider two other transformations that compilers often use.

• Loop Splitting. Loop splitting splits the iteration space of a loop into a set of disjoint ranges and creates a new loop (with the same body as the original loop) for each of the ranges. For example, loop splitting may transform

```
for i = 0 to 10
  f(i);
into

for i = 0 to 5
  f(i);
for i = 5 to 10
  f(i);
```

• Loop Fission. Loop fission splits the body of a loop into disjoint sets of statements and creates a new loop (with the same iteration space) for each set of statements. For example, loop fission may transform

```
for i = 0 to n
  f(i);
  g(i);
into

for i = 0 to n
  f(i);
for i = 0 to n
  g(i);
```

For each of the loops on the next several pages, perform the following:

- **A.** Provide the distance vectors for the original loop.
- **B.** Identify if either loop splitting or loop fission can be used to create at least one parallelizable loop. If yes, provide or describe the transformed code and identify which loops including nested loops are parallelizable and why. If no, state why neither transformation can create a parallelizable loop.

(continues on next page...)

12. [10 points]:

Α.

В.

```
13. [7 points]:
for i = 0 to n
    A[i] = A[i + 1] + A[0];
A.
```

В.

# 14. [12 points]:

```
for i = 1 to n

for j = 1 to n

A[i, j] = A[i - 1, j + 1] + c;

B[i, j + 1] = B[i, j] + d;
```

Α.

В.